UCLA Researchers & Innovators
Industry & Investors
News & Events
About
Concierge
Search Results - silicon
4
Results
Sort By:
Published Date
Updated Date
Title
ID
Descending
Ascending
2021-229 Processes, Equipment and Materials Recipes, and Related Know-How to Perform the
Silicon
-Interconnect Fabric (Si-IF) Chip-Scale Packaging Technology
Summary: UCLA researchers in the Department of Electrical and Computer Engineering have developed a novel manufacturing process for
Silicon
e-Interconnect Fabric (Si-IF) that is not only scalable, but also robust as it relies on established processing techniques from CMOS technologies. Background: With the rise of computation-heavy applications, such...
Published: 7/19/2023
|
Inventor(s):
Subramanian Iyer
Keywords(s):
Analogue Electronics
,
CMOS
,
Consumer Electronics
,
Digital Electronics
,
Electronic Packaging
,
Electronics & Semiconductors
,
electronics packaging
,
heterogenous electronic systems
,
Integrated Circuit Via (Electronics)
,
Interposers
,
Nanotechnology
,
Power Electronics
,
Printed Circuit Board
,
Printed Electronics
,
Silicon
Category(s):
Electrical
,
Electrical > Electronics & Semiconductors
,
Materials
,
Materials > Nanotechnology
,
Electrical > Electronics & Semiconductors > Memory
2022-241 A TSV-Less Architecture for Power Delivery and I/O for Interposers and Other Advanced Packaging Constructs
Summary: UCLA researchers led by Professor Iyer have developed a wafer-scale processor manufacturing method that does not require standard through-
silicon
vias (TSVs). Background: With the rise of machine learning applications, demand for devices capable of high-performance computing (HPC) has also increased. Popularity and demand for wafer-scale...
Published: 7/19/2023
|
Inventor(s):
Subramanian Iyer
,
Haoxiang Ren
,
Saptadeep Pal
Keywords(s):
Amorphous
Silicon
,
Artifical Intelligence (Machine Learning, Data Mining)
,
Artificial Intelligence
,
Artificial Neural Network
,
Bandwidth (Signal Processing)
,
Brain-Computer Interface
,
Brain-Computer Interface Body Mass Index
,
Chipset
,
Clock Signal
,
Computer Aided Design & Manufacturing
,
Computer Aided Learning
,
Computer Architecture
,
Computer Monitor
,
Computer Security
,
Computer Virus
,
Computer Vision
,
Computer-Aided Design
,
Computer-Aided Diagnosis
,
Continuum Mechanics Computer Graphics Collision Detection
,
Digital Signal Processing
,
Doping (Semiconductor)
,
Electrical
,
Electrical Engineering
,
Electrical Impedance
,
Electrical Load
,
Electrical Resistance And Conductance
,
Electrical Resistivity And Conductivity
,
Electronics & Semiconductors
,
Graphics Processing Unit
,
Graphics Processing Unit Analog Computer
,
Human-Computer Interaction
,
Machine Learning
,
Machine Vision
,
Manufacturing
,
Microelectronics Semiconductor Device Fabrication
,
Microprocessor
,
Network Analysis (Electrical Circuits)
,
Network On A Chip
,
Organic Semiconductor
,
Quantum Computer
,
Semiconductor
,
Semiconductor Device
,
Semiconductor Device Fabrication
,
Semiconductor Ohmic Contact
,
Semiconductor Risk Assessment
,
Semiconductor Sapphire
,
Semiconductors
,
Signal Processing
,
Silicon
,
Silicon
Dioxide
,
Silicon
Working Electrode Perovskite (Structure)
,
Silicon
-Germanium
,
Supercomputer
,
System On A Chip
,
Tablet Computer
Category(s):
Electrical
,
Electrical > Electronics & Semiconductors
,
Electrical > Signal Processing
,
Materials > Semiconducting Materials
,
Electrical > Electronics & Semiconductors > Circuits
,
Software & Algorithms > Artificial Intelligence & Machine Learning
Silicon
Interconnect Fabric (Si-IF) Technologies - Subramanian Iyer
Background: Over the past two decades,
silicon
chips have decreased in size by 1000x, while packages on circuit boards have only shrunk by 4x. This will eventually limit scaling of integrated circuits and subsequent processor performance. A solution is the invention of platforms for packageless integration of heterogeneous dies, such as silicon interconnect...
Published: 7/19/2023
|
Inventor(s):
Subramanian Iyer
Keywords(s):
Amorphous
Silicon
,
Antenna (Radio) Flip Chip DisplayPort
,
Application-Specific Integrated Circuit
,
Bandwidth (Signal Processing)
,
Bandwidth (Signal Processing) RF Transmitters
,
Brain-Computer Interface
,
Brain-Computer Interface Body Mass Index
,
Chipset
,
Computer Aided Design & Manufacturing
,
Computer Aided Learning
,
Computer Architecture
,
Computer Monitor
,
Computer Security
,
Computer Virus
,
Computer Vision
,
Computer-Aided Design
,
Computer-Aided Diagnosis
,
Continuum Mechanics Computer Graphics Collision Detection
,
Digital Signal Processing
,
Doping (Semiconductor)
,
Electrical
,
Electrical Brain Stimulation
,
Electrical Breakdown
,
Electrical Engineering
,
Electrical Impedance
,
Electrical Load
,
Electrical Load Equation Of State
,
Electrical Resistance And Conductance
,
Electrical Resistivity And Conductivity
,
Electronics & Semiconductors
,
Enzyme Substrate (Biology)
,
Graphics Processing Unit
,
Graphics Processing Unit Analog Computer
,
Human-Computer Interaction
,
Image Processing
,
Integrated Circuit
,
Integrated Circuit Standing Wave
,
Integrated Circuit Via (Electronics)
,
Lab-On-A-Chip
,
Microelectronics Semiconductor Device Fabrication
,
Microprocessor
,
Mixed-Signal Integrated Circuit
,
Monolithic Microwave Integrated Circuit
,
Network Analysis (Electrical Circuits)
,
Network On A Chip
,
Organic Semiconductor
,
Photonic Integrated Circuit
,
Printed Circuit Board
,
Process Optimization
,
Quantum Computer
,
Semiconductor
,
Semiconductor Device
,
Semiconductor Device Fabrication
,
Semiconductor Ohmic Contact
,
Semiconductor Risk Assessment
,
Semiconductor Sapphire
,
Semiconductors
,
Short Circuit
,
Signal Processing
,
Silicon
,
Silicon
Dioxide
,
Silicon
Working Electrode Perovskite (Structure)
,
Silicon
-Germanium
,
Substrate (Chemistry)
,
Supercomputer
,
System On A Chip
,
Tablet Computer
,
Three-Dimensional Integrated Circuit
,
Transcutaneous Electrical Nerve Stimulation
,
zzsemiconducting materials
Category(s):
Electrical
,
Electrical > Electronics & Semiconductors
,
Materials
,
Materials > Semiconducting Materials
,
Medical Devices
,
Medical Devices > Coatings
2013-467 Inspecting Method and Inspecting Apparatus
SUMMARY: UCLA researchers in the Department of Electrical and Computer Engineering have developed a method that utilizes a hybrid dispersion laser scanner for fast quality control of particles on
silicon
wafers to reduce wafer manufacturing cost. BACKGROUND: Web inspection, also known as surface inspection, is a method widely used for evaluation...
Published: 10/9/2024
|
Inventor(s):
Bahram Jalali
,
Keisuke Goda
,
Masahiro Watanabe
,
Toshiyuki Nakao
,
Yasuhiro Yoshitake
Keywords(s):
Dispersion (Optics)
,
Laser
,
Lens (Optics)
,
Liquid-Crystal Display
,
Manufacturing
,
Optics
,
Quality Control
,
Sensors
,
Silicon
,
Surface Conductivity
Category(s):
Electrical > Sensors
,
Electrical
,
Electrical > Displays
,
Electrical > Instrumentation
,
Optics & Photonics